

# An Adaptive Complementary Sliding-mode Control Strategy of Single-phase Voltage Source Inverters

Bo Hou<sup>\*\*\*</sup>, Junwei Liu<sup>\*\*</sup>, Fengbin Dong<sup>\*\*</sup> and Anle Mu<sup>†</sup>

**Abstract** – In order to achieve the high quality output voltage of single-phase voltage source inverters, in this paper an Adaptive Complementary Sliding Mode Control (ACSMC) is proposed. Firstly, the dynamics model of the single-phase inverter with lumped uncertainty including parameter variations and external disturbances is derived. Then, the conventional Sliding Mode Control (SMC) and Complementary Sliding Mode Control (CSMC) are introduced separately. However, when system parameters vary or external disturbance occurs, the controlling performance such as tracking error, response speed et al. always could not satisfy the requirements based on the SMC and CSMC methods. Consequently, an ACSMC is developed. The ACSMC is composed of a CSMC term, a compensating control term and a filter parameters estimator. The compensating control term is applied to compensate for the system uncertainties, the filter parameters estimator is used for on-line  $LC$  parameter estimation by the proposed adaptive law. The adaptive law is derived using the Lyapunov theorem to guarantee the closed-loop stability. In order to decrease the control system cost, an inductor current estimator is developed. Finally, the effectiveness of the proposed controller is validated through Matlab/Simulink and experiments on a prototype single-phase inverter test bed with a TMS320LF28335 DSP. The simulation and experimental results show that compared to the conventional SMC and CSMC, the proposed ACSMC control strategy achieves more excellent performance such as fast transient response, small steady-state error, and low total harmonic distortion no matter under load step change, nonlinear load with inductor parameter variation or external disturbance.

**Keywords:** Adaptive complementary sliding-mode control, Single-phase voltage source inverter, Voltage control, Inductor current estimator

## 1. Introduction

In the last few decades, the use of voltage inverters has gained an increased presence in a wide range of applications such as Uninterruptible Power Supply (UPS), communication systems, medical equipment and data processing systems [1-3]. Characterized by switching, voltage inverters are inherently switching nonlinear systems. Conventional control approaches based on linear control techniques are found to be incapable of achieving the necessary regulation, dynamic response, and stability requirements needed for voltage inverters. In recent years, various control methods, such as deadbeat control, repetitive control, proportional-resonant control, adaptive control, feedback linearization control, sliding mode control etc., have been applied to inverter systems, and their feasibility has been studied [4-22]. However, these control methods still have more or less defects. Repetitive control meets the problems of slow

dynamics, large memory requirement and poor performance to non-periodic disturbances. The Proportional- Resonant (PR) control gain is extremely small at the non-resonant frequency. In [23], a new sliding mode control scheme based on rotating sliding line has been proposed to improve dynamic response; its main defect is that the tracking errors still cannot converge to zero in finite time. In [24, 25] the  $\text{sgn}$  function is replaced by the saturation function to reduce the chattering of output voltage. However, the variable switching frequency operation problem still exists, and that makes it difficult to accurately design output filter parameters. Consequently, a fixed switching frequency sliding-mode control is widely applied in the field of inverter [26-29]. In [26], voltage feed-forward control method is applied to reduce steady-state error of the output voltage and the time of reaching sliding surface. In [27, 28], a PID sliding mode surface and an improved PID sliding mode surface is used to reduce steady-state error. In [29], an integral compensation term is added to terminal sliding mode control, which can reduce inverter steady-state error in certain degree.

In [30-32], a complementary sliding mode control method (CSMC) is proposed. Compared with the traditional sliding mode control in the above paper, the CSMC not only alleviates the chattering phenomena but

† Corresponding Author: School of Mechanical and Precision Instrument Engineering, Xi'an University of Technology, Xi'an, China. (mu.andy08@gmail.com and hou\_bo1671979@qq.com)

\* School of Mechanical and Precision Instrument Engineering, Xi'an University of Technology, Xi'an, China.

\*\* Dept. of Electrical and Electronic Engineering, Shaanxi University of Technology, Hanzhong, China. (hou\_bo1671979@qq.com)

Received: October 23, 2016; Accepted: August 23, 2017

also reduces steady-state error at least by 50%. The transient response of the tracking error during the reaching phase also can be improved greatly by two perpendicular sliding surfaces. Therefore, the CSMC has been widely used in many fields, such as atomic force microscopy, dual linear motor servo system, PMSM drive system, etc [33-35].

In this paper, the CSMC method is firstly applied to control the output voltage of a single-phase inverter for tracking voltage reference signal. However, like SMC, in practical applications, the exactly bound of the uncertainty is still hard to get in advance. Therefore, an Adaptive Complimentary Sliding Mode (ACSMC) is proposed for the inverter system. In the ACSMC, the  $LC$  parameters adaptive law is applied to estimate the uncertainty online and the estimated laws are derived from the Lyapunov theorem. Considering that the load current is unknown and inductor current avoiding over-current faults must be known, an inductor current estimator is adopted. Meanwhile, the global stability of the control system is proved by the Lyapunov stability theory. Simulations and experiments are implemented to investigate the effective-ness of the proposed control scheme.

The remaining part of this paper is organized as follows: Section 2 describes the model of the single-phase inverter. The design of the SMC and the CSMC controller are fully addressed in Section 3 and Section 4, respectively. Section 5 addresses the ACSMC, analyzes its stability, and gives an inductor current estimator. In Section 6, the simulation and experimental results are given to evaluate the performance of the control algorithm. Finally, conclusions are drawn in Section 7.

## 2. Modeling of the Inverter

The single-phase voltage source inverter with an  $LC$  filter is shown in Fig. 1, which is composed of a DC-link voltage( $V_{dc}$ ), a single-phase pulse width modulation (PWM) inverter ( $Q_1\sim Q_4$ ), an output  $LC$  filter ( $L$  and  $C$ ), a single-phase load  $R_L$  (e.g., linear or nonlinear load). Based on Fig. 1, the dynamic model for the inverter can be written as

$$K_m \ddot{X}_e = -X_e + u - L \frac{di_o}{dt} \quad (1)$$

where  $X_e=u_o$ ,  $K_m=LC$ ,  $u=V_{dc}d$ ,  $d$  is control input duty ratio,  $-1 \leq d \leq 1$ .

Defining the state variable  $E=X_e-X_d$ , where  $X_d$  is the reference for the output voltage and  $X_d=V_m \sin(2\pi ft)$ , so the Eq. (1) can be transformed to

$$K_m \ddot{E} = -X_e + u + W_c \quad (2)$$

where  $W_c$  is the disturbance term and defined as

$$W_c = -L \frac{di_o}{dt} - K_m \ddot{X}_d \quad (3)$$

## 3. Conventional Sliding Mode Control

Let us define a linear sliding surface as

$$S_{SMC} = \dot{E} + \Lambda E, \quad \Lambda > 0 \quad (4)$$

where  $\Lambda$  is a positive quantity. Here, the reaching law is selected as

$$\dot{S}_{SMC} = -\eta \operatorname{sgn}(S_{SMC}), \quad \eta > 0 \quad (5)$$

where  $\eta$  is a positive value. If the disturbance term  $W_c$  is not considered, from (4) and (5), we can get

$$u_{SMC} = X_e - \Lambda \hat{K}_m \dot{E} - \eta \operatorname{sgn}(S_{SMC}) \quad (6)$$

where  $\hat{K}_m$  is estimation of  $K_m$ . In order to alleviate the chattering caused by  $\operatorname{sgn}(S_{SMC})$ , here a saturation function  $\operatorname{sat}(\cdot)$  is adopted to replace  $\operatorname{sgn}$  function [36].

$$\operatorname{sat}\left(\frac{\xi}{\Phi}\right) = \begin{cases} 1, \xi > \Phi \\ \frac{\xi}{\Phi}, |\xi| \leq \Phi \\ -1, \xi < -\Phi \end{cases} \quad (7)$$

where  $\Phi$  is a positive value, and named the boundary layer. So, the Eq. (6) can be rewritten as

$$u_{SMC} = X_e - \Lambda \hat{K}_m \dot{E} - \eta \operatorname{sat}(S_{SMC}) \quad (8)$$

If  $|S_{SMC}| > \Phi$ , we can get

$$K_m \dot{S}_{SMC} S_{SMC} = -\eta S_{SMC} \operatorname{sgn}(S_{SMC}) + S_{SMC} (W_c + W_d) \quad (9)$$

where

$$W_d = (K_m - \hat{K}_m) \Lambda \dot{E} \quad (10)$$

and

$$|W_c + W_d| \leq |W_c| + |W_d| \quad (11)$$

From (3), the following inequalities can be obtained

$$|W_c| \leq L \left| \frac{di_o}{dt} \right| + K_m V_m \omega^2 \quad (12)$$

In accordance with the inverter characteristic, the capacitance, inductance, and instantaneous load current is bounded in a switching period. So, we can assume that  $|W_c|$

$|W_d|$  are bounded and satisfy the follow inequality

$$|W_c| + |W_d| \leq K_1 \quad (13)$$

where  $K_1$  is the upper bound on (13).

Consequently, we get

$$K_m \dot{S}_{SMC} S_{SMC} \leq |S_{SMC}| (K_1 - \eta) \quad (14)$$

From (14), the condition for quasi-sliding mode to exist is that  $\eta > K_1$ . When the system state stays inside the boundary layer, the tracking error meets [36]

$$|E| \leq \frac{\Phi}{\Lambda} \quad (15)$$

#### 4. Complementary Sliding Mode Control

In order to satisfy the design requirement in the CSMC, the generalized-sliding surface is defined as follows

$$S_e = \dot{E} + 2\Lambda E + \Lambda^2 \int_0^t E(\tau) d\tau \quad (16)$$

Next, a second sliding surface named complementary sliding surface is designed as follows

$$S_{ce} = \dot{E} - \Lambda^2 \int_0^t E(\tau) d\tau \quad (17)$$


From (16) and (17), we get

$$\dot{S}_{ce} + \Lambda(S_e + S_{ce}) = \dot{S}_e \quad (18)$$

Consider the following Lyapunov function

$$V = \frac{1}{2} K_m (S_e^2 + S_{ce}^2) \quad (19)$$

From (16) to (19), the time derivative of  $V$  is given by



**Fig. 1.** Circuit diagram of single-phase voltage source full-bridge inverter

the following

$$\begin{aligned} \dot{V} &= K_m (S_e \dot{S}_e + S_{ce} \dot{S}_{ce}) \\ &= -\Lambda K_m (S_e + S_{ce})^2 + (S_e + S_{ce})(K_m \dot{S}_e + \Lambda K_m S_e) \end{aligned} \quad (20)$$

Then, the complementary sliding mode controller can be designed by the following equation

$$\begin{aligned} u_{CSMC} &= X_e - 3\Lambda \hat{K}_m \dot{E} - 3\hat{K}_m \Lambda^2 E - \hat{K}_m \Lambda^3 \int_0^t E(\tau) d\tau \\ &\quad - \varepsilon \text{sat}(S_e + S_{ce}) \end{aligned} \quad (21)$$

When  $|S_e + S_{ce}| > \Phi$ , Substituting (21) into (20), (21) becomes

$$\dot{V} = -\Lambda K_m (S_e + S_{ce})^2 - \varepsilon |S_e + S_{ce}| + (S_e + S_{ce})(W_c + W_{d2}) \quad (22)$$

where

$$W_{d2} = (K_m - \hat{K}_m)(3\Lambda \dot{E} + 3\Lambda^2 E + \Lambda^3 \int_0^t E(\tau) d\tau) \quad (23)$$

As similar with the SMC,  $W_c + W_{d2}$  is bounded and satisfy the follow inequality

$$|W_c| + |W_{d2}| \leq K_2 \quad (24)$$

So, (24) becomes

$$\dot{V} \leq |S_e + S_{ce}| (K_2 - \varepsilon) \quad (25)$$

From (25), the condition for quasi-sliding mode to exist is that  $\varepsilon > K_2$ . From (16) and (17), we can get

$$\frac{S_e + S_{ce}}{2} = \dot{E} + \Lambda E \quad (26)$$

When the system state keeps inside the boundary layer the tracking error will meet [36]

$$|E| \leq \frac{\Phi}{2\Lambda} \quad \text{And} \quad |\dot{E}| \leq \Phi \quad (27)$$

Comparing with the SMC, it can be known that the CSMC can reduce half of the tracking error with faster approaching speed. From the above mentioned theoretical

analysis, it can be easily seen that the CSMC has lower tracking error and faster approaching speed than the SMC, but the switching gain is same as the SMC, namely  $\varepsilon > K_2$ . The Eq. (6) and Eq. (21) show that the upper bound  $\eta$  and  $\varepsilon$  have a significant effect on the control performance. However,  $W_c$  and  $\hat{K}_m$  contain the uncertainties

including load current disturbance and inductance variations. Since  $\hat{K}_m$  is difficult to measure and load current of  $W_c$  must be measured through current sensor in advance in practical applications. Though the value of the upper bound can be selected by the trial and error methods to reach the requirement of convergence of tracking error in the CSMC, this method has the shortcoming of time consuming and cannot provide enough robustness in practical applications. Therefore, an ACSMC is developed in the following sections to alleviate the aforementioned drawbacks.

## 5. Adaptive Complementary Sliding Mode Control

### 5.1 Adaptive complementary sliding mode control

To improve the control performance of the inverter system for the tracking of periodic-reference trajectories and high performance applications, the ACSMC is developed. The ACSMC mainly includes three parts: a CSMC control term, an estimator of  $\hat{K}_m$  term, and a feed-forward term of  $\hat{W}_c$ . Firstly, the overall system control law is designed as follows

$$u_{ACSMC} = X_e - 3\Lambda\hat{K}_m\dot{E} - 3\hat{K}_m\Lambda^2E - \hat{K}_m\Lambda^3\int_0^t E(\tau)d\tau - \varphi sat(S_e + S_{ce}) - \hat{W}_c \quad (28)$$

where  $\varphi$  is a positive value.

Secondly, the adaptive learning algorithm is designed as follows

$$\dot{\hat{K}}_m = \gamma_1(S_e + S_{ce})(3\Lambda\dot{E} + 3\Lambda^2E + \Lambda^3\int_0^t E(\tau)d\tau) \quad (29)$$

The feed-forward term  $\hat{W}_c$  can be designed as

$$\hat{W}_c = -L\frac{di_L}{dt} - \hat{K}_m\ddot{X}_d \quad (30)$$

Choose the following Lyapunov function

$$V_2(t) = \frac{1}{2}K_m(S_e^2 + S_{ce}^2) + \frac{1}{2\gamma_1}\tilde{K}_m^2 \quad (31)$$

where  $\tilde{K}_m = K_m - \hat{K}_m$  is defined as observational errors of  $K_m$ . Consider that  $K_m$  changes slowly, then the time derivative of  $V$  can be derived as

$$\begin{aligned} \dot{V}_2(t) = & -K_m\Lambda(S_e + S_{ce})^2 + \tilde{K}_m((3\Lambda\hat{K}_m\dot{E} + 3\hat{K}_m\Lambda^2E \\ & + \hat{K}_m\Lambda^3\int_0^t E(\tau)d\tau)(S_e + S_{ce}) - \frac{1}{\gamma_1}\dot{\tilde{K}}_m) \\ & + (S_e + S_{ce})(W_c - \hat{W}_c - \varphi sat(S_e + S_{ce})) \end{aligned} \quad (32)$$

Substituting (28), (29) and (30) into (32), then

$$\begin{aligned} \dot{V}_2(t) = & -K_m\Lambda(S_e + S_{ce})^2 + (S_e + S_{ce}) \\ & (LC\frac{d^2u_o}{dt^2} - \tilde{K}_m\ddot{X}_d - \varphi sat(S_e + S_{ce})) \end{aligned} \quad (33)$$

When  $|S_e + S_{ce}| > \Phi$ , the following result can be obtained

$$\dot{V}_2(t) \leq |S_e + S_{ce}| \left( LC\frac{d^2u_o}{dt^2} + |\tilde{K}_m\ddot{X}_d| - \varphi \right) \quad (34)$$

If

$$\left| LC\frac{d^2u_o}{dt^2} + |\tilde{K}_m\ddot{X}_d| \right| \leq \varphi \quad (35)$$

Then

$$\dot{V}_2(t) \leq -|S_e + S_{ce}| \left( \varphi - \left| LC\frac{d^2u_o}{dt^2} - |\tilde{K}_m\ddot{X}_d| \right| \right) \leq 0 \quad (36)$$

Since  $V_2(t)$  is a negative semi-definite function, i.e.,  $V_2(t) \leq V_2(0)$ . It implies that  $S_e$ ,  $S_{ce}$  and  $\tilde{K}_m$  are bounded functions. Define the function

$$M(t) = |S_e + S_{ce}| \left( \varphi - \left| LC\frac{d^2u_o}{dt^2} - |\tilde{K}_m\ddot{X}_d| \right| \right) \geq 0 \quad (37)$$

and the integrate function  $M(t)$  with respect to time

$$\int_0^t M(\tau)d\tau \leq V_2(0) - V_2(t) \quad (38)$$

Because  $V_2(0)$  is a bounded function and  $V_2(t)$  is a non-increasing and bounded function, we can get

$$\lim_{t \rightarrow \infty} \int_0^t M(\tau)d\tau < \infty \quad (39)$$

The  $V_2(t)$  is bounded, by the Barbalat's lemma, it can be shown that  $\lim_{t \rightarrow \infty} M(t) = 0$ . It can imply that  $S_e$  and  $S_{ce}$  will converge to zero as  $t \rightarrow \infty$ . Moreover,  $\tilde{K}_m$  can be guaranteed to be bounded. As a result, the stable behavior for the inverter can be ensured. In above analysis, the load current  $i_o$  in Eq.(3) is replaced by the inductor current  $i_L$  in Eq.(25), the reason is that it will require additional current sensor to measure load current if adopting Eq.(3) and the inductor current  $i_L$  must be known for avoiding over-current faults in practice. In order to reduce the hardware cost, the inductor current  $i_L$  is obtained by the inductor current estimator introduced later in this paper. If  $\hat{W}_c$  in Eq. (32) is substituted by the Eq. (3), the Eq. (33) will become

$$\begin{aligned} \dot{V}_2(t) = & -K_m \Lambda (S_e + S_{ce})^2 + (S_e + S_{ce}) \\ & (-\tilde{K}_m \ddot{X}_d - \varphi \text{sat}(S_e + S_{ce})) \end{aligned} \quad (40)$$

The Eq.(35) will also become

$$|\tilde{K}_m \ddot{X}_d| \leq \varphi \quad (41)$$

Comparing with Eq.(41), the switching gain  $\varphi$  in Eq.(35) will be increased. However, for high frequency harmonics of the output voltage filtering requirements,  $L$  and  $C$  are usually designed as mH and  $\mu\text{F}$ , respectively. So,  $LC$  and  $\tilde{K}_m$  are very small. According to (35), the switching gain  $\varphi$  can still be selected as smaller than SMC or CSMC, it means that ACSMC can further reduce the chattering. Hence, in Eq.(5) using the inductor current  $i_L$  instead of the load current  $i_o$  won't influence control effect. Meanwhile, the ACSMC has the same advantages properties such as half of the tracking error, fast dynamic response speed. The block diagram of the ACSMC control scheme is shown in Fig. 2. Here, the Eq. (18) and the Eq. (19) are used to calculate  $S_e$  and  $S_{ce}$ ; the Eq. (29) and the Eq. (30) are used to calculate  $\hat{K}_m$  and  $\hat{W}_c$ ; the controlling signal of  $u_{\text{ACSMC}}$  is calculated by the Eq. (28).

### 5.2 Inductor current estimator

In this paper, an inductor current estimator is adopted. As shown in Fig. 1, we can get

$$L \frac{di_L}{dt} = V_{dc} S - u_o \quad (42)$$

where, if  $Q_1, Q_4$  are turned ON and  $Q_2, Q_3$  are turned OFF,  $S=1$ , else  $S= -1$ . As shown in Eq. (40), the inductor current derivative  $di_L/dt$  is based on  $V_{dc}$ ,  $S$ , and  $u_o$ , that means that the inductor current derivative  $di_L/dt$  can be estimated by the Eq. (42). If a high sampling frequency is considered, the inductor current derivative  $di_L/dt$  is replaced by a forward Euler approximation. That is to say, the derivative  $di_L/dt$  can be approximated as follows

$$\frac{di_L}{dt} \approx \frac{i_L(k) - i_L(k-1)}{T_s} \quad (43)$$

where  $T_s$  is the sampling period. From (42) and (43), we




Fig. 2. Block diagram of the ACSMC control scheme

can get [37]

$$\begin{cases} i_L(k) = \frac{T_s}{L} (V_{dc} S(k) - u_o(k)) + i_L(k-1) \\ L \frac{di_L(k)}{dt} \approx V_{dc} S(k) - u_o(k) \end{cases} \quad (44)$$

If the DC source voltage  $V_{dc}$  changes are very small, from (44) we can know that the inductor current is related with the switching status  $S$ , output voltage  $u_o$ . Thus, based on the discretized result in (44), the inductor current and the differentiation of inductor current can be estimated.

## 6. Simulation and Experimental Results

In this section, simulations and experiments are made, and various results are presented. To evaluate the effectiveness and feasibility of the ACSMC of inverters, comparative simulations and experiments between SMC, CSMC, and ACSMC are investigated. Simulations are carried out by MATLAB, and the system nominal parameters are given in Table 1.

Fig. 3(a) illustrates the block diagram of a single-phase PWM inverter with an  $LC$  output filter, whereas Fig. 3(b) shows the photograph of the experimental setup employed to carry out the three control strategies. In the test bed, the current is measured by LA55-P current sensors; the voltage is measured by LV25-P voltage sensors. The sensed signals are then applied to the TMS320LF28335 DSP through its analog-to-digital converter. The proposed algorithm is verified through the resistive load, resistor inductance load and the nonlinear load with a diode rectifier. The nonlinear load circuit and the resistive-inductive load are shown in Fig. 4. Note that during simulation and the experiment, the

Table 1. System parameters of the inverter

		Descriptions	Values
System Parameters	$V_{dc}$	dc-link voltage	150V
	$f_s$	Sampling frequency	18kHz
	$f_{sw}$	Switching frequency	18kHz
	$f$	Fundamental frequency	50Hz
	$X_d$	Reference Output voltage	100sin(2πf)
	$L$	Output filter inductance	6mH
	$C$	Output filter capacitance	20μF

Table 2. Control parameters

Descriptions	Values
$\Lambda$	2300
$\Phi$	10000
$\eta$	9.5
$\varepsilon$	9.5
$\gamma_1$	2.3
$\varphi$	0.5





Fig. 3. Single-phase PWM inverter with an LC output filter




Fig. 4. Nonlinear load circuit with a diode rectifier and resistive-inductive load circuit ( $R_s=6.2\Omega$ ,  $C_L=220\mu\text{F}$ ,  $R_1=25\Omega$ ,  $R_2=19\Omega$  and  $L_{load}=20\text{mH}$ )

control parameters are selected as Table 2.

In practical applications, the filter inductance  $L$  has some uncertainties due to its nonlinear magnetic properties and the most common tolerance variation is within 10% [38, 39]. To further justify the system robustness under parameter variations, a  $\pm 16.67\%$  reduction in  $L$  is assumed under all load conditions such as load step change, resistive-inductive load and nonlinear load. The load step change is carried out to verify the transient responses; On








Fig. 5. Simulation and experimental results of the ACSMC scheme under load step change with  $-16.67\%$  variations in  $L$ : (a) and (b) Simulation. (c) Experiment. (Ch1:  $u_o$  (50V/div), Ch2:  $\hat{K}_m$  ( $0.67 \times 10^{-7}/\text{div}$ ), Ch3:  $E$  (5.0V/div) and Ch4:  $i_o$  (5A/div))

the other hand the resistive-inductive load and nonlinear load are carried out to verify the steady-state responses.


Fig. 5 shows the simulation and experimental results of the proposed ACSMC during the load step change. Fig. 6 and Fig. 7 present the comparative results obtained by employing the SMC and the CSMC and the CSMC under



(a) Load output voltages and Load output currents



(b) Load voltage error  $E$




(c) Experimental results of SMC


**Fig. 6.** Simulation and experimental results of the SMC scheme under load step change with  $-16.67\%$  variations in  $L$ . (a) and (b) Simulation. (c) Experiment. (Ch1:  $u_o$ (50V/div), Ch2:  $i_o$  (5A/div) and Ch3:  $E$ (5.0V/div))

the same condition, respectively.


From Fig. 5(a), we can know that when the load is suddenly changed, the output voltage presents little distortion and returns to a steady-state condition in 1.9ms. At the same time, it has revealed a recovery time of 1.2 ms in a real experimental setup as shown in Fig. 5(c). Conversely, as shown in the simulation results in Fig. 6(a) and Fig. 7(a), the voltage tracking error  $E$  is larger, and



(a) Load output voltages and Load output currents



(b) Load voltage error  $E$  ( $E$ : 5.0V/div, and 20ms/div)



(c) Experimental results of CSMC

**Fig. 7.** Simulation and experimental results of the CSMC scheme under load step change with  $-16.67\%$  variations in  $L$ . (a) and (b) Simulation. (c) and (d) Experiment. (Ch1:  $u_o$ (50V/div),Ch2:  $i_o$  (5A/div) and Ch3:  $E$  (5.0V/div))




its recovery times are 3.0ms and 2.2ms respectively. Moreover, Fig. 6(c) and Fig. 7(c) show a longer recovery time of 2.9ms and 1.9ms than that observed in Fig. 5(c). From Fig. 5, Fig. 6 and Fig. 7, we can know that tracking error of the ACSMC is smallest and the CSMC is about half of the SMC.

Meanwhile, when the filter inductance  $L$  is 5mH, 6mH and 7mH respectively, the THD values of the load output




**Table 3.** The simulated and measured THD(%) of output voltage for the resistive load case ( $R_L=20\Omega$ )

Parameters $L$	SMC		CSMC		ACSMC	
	Sim.	Exp.	Sim.	Exp.	Sim.	Exp.
5mH	3.57%	4.2%	2.31%	2.87%	0.64%	0.68%
6mH	2.38%	2.65%	1.16%	1.83%	0.42%	0.81%
7mH	4.91%	5.23%	2.69%	3.15%	0.51%	0.90%

voltage at steady-state full-load operation are presented in Table 3. In this paper, the THD values of the output voltage are obtained by the WaveStar Software for the Tektronix oscilloscopes. From the given Table 3, it can be seen that the ACSMC attains lower THD. Furthermore, it can be observed from Table 3 that the ACSMC has better robustness in all schemes. Note that there is a discrepancy in the THD between the simulation and the experimental



**Fig. 8.** Simulation and experimental results of the ACSMC scheme under nonlinear load with  $-16.67\%$  variations in  $L$ . (a) and (b) Simulation. (c) Experiment. (Ch1:  $u_o(50V/div)$ , Ch2:  $\hat{K}_m (0.67 \times 10^{-7}/div)$ , Ch3:  $E (5.0V/div)$  and Ch4:  $i_o (5A/div)$ )




**Fig. 9.** Simulation and experimental results of the SMC scheme under nonlinear load with  $-16.67\%$  variations in  $L$ . (a) and (b) Simulation. (c) Experiment. (Ch1:  $u_o(50V/div)$ , Ch2:  $i_o (5A/div)$  and Ch3:  $E (5.0V/div)$ )


results. The main reason for this difference comes from non-ideal effects such as additional distortion caused by noise disturbances in the practical system. This distortion is clearly seen on the experimental waveforms.

The simulation and experimental results under nonlinear load are in Fig. 8, 9 and 10. To this end, the THD values of the load voltage waveforms achieved with the proposed scheme are 1.17% for simulation and 1.52% for


experiment, respectively. In the case of the SMC scheme, the corresponding THD values are 5.34% for simulation and 8.26% for experiment, respectively. In the case of the CSMC scheme, the corresponding load voltage THD values are 2.32% for simulation and 4.25% for experiment, respectively. The experimental results of each control method under resistor-inductor load are in Fig.11(a), Fig. 11 (b) and Fig. 11(c), and the THD values of output voltage



(a) Load output voltages and Load output currents




(b) Load voltage error




(c) Experimental results of CSMC


**Fig. 10.** Simulation and experimental results of the CSMC scheme under nonlinear load with  $-16.67\%$  variations in  $L$ . (a) and (b) Simulation. (c) Experiment. (Ch1:  $u_o$ (50V/div), Ch2:  $i_o$  (5A/div) and Ch3:  $E$  (5.0V/div))



(a) Experimental results of ACSMC



(b) Experimental results of CSMC




(c) Experimental results of SMC

**Fig. 11.** Experimental results of the ACSMC, CSMC and SMC scheme under resistor-inductor load with  $-16.67\%$  variations in  $L$ . (Ch1:  $u_o$  (50V/div), Ch2:  $i_o$  (5A/div) and Ch3:  $E$  (5.0V/div))


are 0.58%, 1.35% and 1.78%, respectively. In Fig. 8(c), Fig. 9(c) and Fig. 10(c), the average-absolute-error (*ABE*) values of output voltage are 1.61V, 7.95V and 4.05V, respectively. In Fig. 11(a), Fig. 11(b) and Fig. 11(c), the *ABE* values of output voltage are 1.21V, 4.12V and 2.21V respectively. Here, the *ABE* formulate is as following Eq. (45). When the load are the nonlinear load and the resistor-

**Table 4.** The simulated and measured THD(%) of output voltage for the nonlinear load cases


Parameters <i>L</i>	SMC		CSMC		ACSMC	
	Sim.	Exp.	Sim.	Exp.	Sim.	Exp.
5mH	5.34%	8.26%	2.32%	4.25%	1.17%	1.52%
6mH	2.38%	5.28%	1.51%	3.14%	1.02%	1.35%
7mH	4.91%	6.59%	2.47%	5.23%	1.12%	1.24%



(a) Experimental results of ACSMC




(b) Experimental results of CSMC




(c) Experimental results of SMC


**Fig. 12.** Experimental results of the ACSMC, CSMC and SMC scheme under nonlinear load with 16.67% variations in *L*. (Ch1:  $u_o$  (50V/div), Ch2:  $E$  (5.0V/div), Ch3:  $\hat{K}_m$  ( $0.67 \times 10^{-7}$ /div) and Ch4:  $i_o$  (5A/div))



(a)



(b)



(c) Experimental results

**Fig. 13.** Simulation and experimental results of the inductor current estimator under load step change. (a) and (b) Simulation. (c) Experiment. (CH2: reverse of estimated inductor current (5A/div), CH3: inductor current (5A/div))

inductor load, we can also know from the simulation and experiment that the tracking error in the ACSMC is much smaller than in the CSMC and the SMC. The *ABE* value of the CSMC is about half of the SMC's, which has verified the correctness of the inequality (15) and (27).

$$ABE(x) = \frac{1}{N} \sum_{n=1}^N |x(n)| \quad (45)$$

where  $x$  is the voltage control error ( $E$ ),  $N$  is the total sampling instants.

When the filter inductance  $L$  is 5mH, 6mH and 7mH respectively, the THD values of the load output voltage at steady-state nonlinear load operation are presented in Table 4. Fig. 12 shows experimental results when the filter inductance  $L$  is selected as 7mH. Fig. 5(c), Fig. 8(c) and Fig. 12(c) provide experimental results of  $\hat{K}_m$ , and *ABE* values of  $\hat{K}_m$  are  $4.2 \times 10^{-9}$ ,  $7.1 \times 10^{-9}$  and  $7.4 \times 10^{-9}$ , it demonstrates that the Eq.(29) can estimate the parameter  $K_m$  efficiently.

It can be also observed from Table 4 that the ACSMC provides a better load voltage regulation in steady state compared with the SMC and the CSMC. It can be deduced from above results that the ACSMC has the strongest robustness against filter parameters perturbation in three methods. This was because that control parameters  $\hat{K}_m$  don't match the actual parameters  $K_m$ , it will severely weaken the tracking performance of controllers. In Fig.13, it can be evidently seen that the inductor current estimator has a small estimation error and a good estimation performance can be guaranteed.

From above simulation and experimental results, it can be concluded that the ACSMC achieves better voltage tracking performance (i.e., fast response, smaller steady-state error and lower THD) under various types of loads (i.e., linear load, resistor-inductor load, and nonlinear load) than the CSMC and the SMC even though there exists uncertainties of inductor parameters.

## 7. Conclusion

This paper has proposed a complementary sliding mode voltage control strategy of a single-phase inverter. To resist the disturbance and inductor parametric change of the model in the inverter system, this paper proposes an adaptive complementary sliding mode voltage control strategy. The stability of three control systems is analyzed and proven through the Lyapunov stability theory and the  $LC$  parameters adaptive law is developed to increase the robust of system parameters. Meanwhile, an inductor current estimator is adopted in this paper.

To evaluate the validity of the proposed control algorithm, simulations and experiments have been carried out through MATLAB software and a prototype single-

phase inverter test bed with a TMS320F28335DSP, respectively. Simulation and experimental results show that the ACSMC scheme revealed a better voltage tracking performance, such as lower THD, smaller steady-state error, and faster transient response than the SMC and the CSMC scheme under various load types even if there exist parameter variations, while it only needs one voltage sensor. Thus, the proposed control strategy is more attractive for fuel cell, and wind generation systems or the others.

## Acknowledgements

This work was supported by the National Natural Science Foundation of China (Grant No. 51505360) and the Scientific Research Plan Projects of Shaanxi Education Department (Grant No. 15JK1120).

## References

- [1] A. Nasiri, "Digital control of three-phase series-parallel uninterruptible power supply systems," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1116-1127, Jul. 2007.
- [2] Y. H. Chen and P. T. Cheng, "An inrush current mitigation technique for the line-interactive uninterruptible power supply systems," *IEEE Trans. Ind. Appl.*, vol. 46, no. 4, pp. 1498-1508, May/Jun. 2010.
- [3] K. S. Low and R. Cao, "Model predictive control of parallel-connected inverters for uninterruptible power supplies," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 2884-2893, Aug. 2008.
- [4] T. Kawabata, T. Miyashita, and Y. Yamamoto, "Dead beat control of three phase PWM inverter," *IEEE Trans. Power Electron.*, vol. 5, no. 1, pp. 21-28, Jan. 1990.
- [5] C. Hua, "Two-level switching pattern deadbeat DSPcontrolled PWM inverter," *IEEE Trans. Power Electron.*, vol. 10, no. 3, pp. 310-317, May 1995.
- [6] O. Kukrer and H. Komurcugil, "Deadbeat control method for single phase UPS inverters with compensation of computation delay," *Proc. IEEE*, vol. 146, no. 1, pp. 123-128, Jan. 1999.
- [7] K. Zhang, Y. Kang, J. Xiong and J. Chen, "Direct repetitive control of SPWM inverter for UPS purpose," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 784-792, May 2003.
- [8] Y. Yang, K. Zhou and W. Lu, "Robust repetitive control scheme for three-phase constant-voltage-constant-frequency pulse-width modulated inverters," *IET Power Electronics*, vol. 5, no. 6, pp. 669-677, July 2012.
- [9] Ortega, R., Garcera, G., Figueres, E., Caranza, O., Trujillo and C.L., "Design and application of a two degrees of freedom control with a repetitive controller

- in a single phase inverter,” *Proc. IEEE ISIE*, pp. 1441-1446, 2011.
- [10] S. Chen, Y. M. Lai, S. C. Tan and C. K. Tse, “Analysis and design of repetitive controller for harmonic elimination in PWM voltage source inverter systems,” *IET Power Electron.*, vol. 1, no. 4, pp. 497-506, Dec. 2008.
- [11] S. Jiang, D. Cao, Y. Li, J. Liu and F. Peng, “Low-THD fast-transient and cost-effective synchronous-frame repetitive controller for three-phase UPS inverters,” *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2994-3005, Jun. 2012.
- [12] L. F. Alves Pereira, J. Vieira Flores, G. Bonan, D. Ferreira Coutinho and J. M. Gomes da Silva, “Multiple resonant controllers for uninterruptible power supplies — a systematic robust control design approach,” *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1528-1538, Mar. 2014.
- [13] G. Escobar, P. Mattevelli, A. M. Stankovic, A. A. Valdez and J. L. Ramos, “An adaptive control for UPS to compensate unbalance and harmonic distortion using a combined capacitor/load current sensing,” *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 839-847, Apr. 2007.
- [14] T. D. Do, V. Q. Leu, Y. S. Choi, H. H. Choi and J. W. Jung, “An adaptive voltage control strategy of three-phase inverter for stand-alone distributed generation systems,” *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5660-5672, Dec. 2013.
- [15] D.-E. Kim and D.-C. Lee, “Feedback linearization control of three-phase UPS inverter systems,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 963-968, Mar. 2010.
- [16] M. Carpita and M. Marchesoni, “Experimental study of a power conditioning system using sliding mode control,” *IEEE Trans. Power Electron.*, vol. 11, no. 4, pp. 731-742, Sep. 1996.
- [17] L. Malesani, L. Rosetto, G. Spiazzi, and A. Zuccato, “An ac power supply with sliding-mode control,” *IEEE Ind. Appl. Mag.*, vol. 2, no. 5, pp. 32-38, Sep./Oct. 1996.
- [18] S. J. Chiang, T. L. Tai and T. S. Lee, “Variable structure control of UPS inverters,” *Proc. IEEE*, vol. 145, no. 6, pp. 559-567, Nov. 1998.
- [19] O. Kukrer, H. Komurcugil and A. Doganalp, “A three-level hysteresis function approach to the sliding mode control of single-phase UPS inverters,” *IEEE Trans. Ind. Electron.*, vol. 56, no. 9, pp. 3477-3486, Sep. 2009.
- [20] N. M. Abdel-Rahim and J. E. Quaicoe, “Analysis and design of multiple feedback loop control strategy for single-phase voltage-source UPS inverter,” *IEEE Trans. Power. Electron.*, vol. 11, no. 4, pp. 532-541, Jul. 1996.
- [21] M. J. Ryan, E. W. Brumsickle and R. D. Lorenz, “Control topology options for single-phase UPS inverters,” *IEEE Trans. Ind. Appl.*, vol. 33, no. 2, pp. 493-501, Mar./Apr. 1997.
- [22] L. Padmavathi and P. A. Janakiraman, “Self-tuned feedforward compensation for harmonic reduction in single-phase low-voltage inverters,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 10, pp. 4753-4762, Oct. 2011.
- [23] H. Komurcugil, “Rotating-sliding-line-based sliding-mode control for single-phase UPS inverters,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 10, pp. 3719-3726, Oct. 2012.
- [24] A. Abrishamifar, A. A. Ahmad and M. Mohamadian, “Fixed switching frequency sliding mode control for single-phase unipolar inverters,” *IEEE Trans. Power Electron.*, vol. 27, no. 5, pp. 2507-2514, May 2012.
- [25] O. Kukrer, H. Komurcugil and A. Doganalp, “A three-level hysteresis function approach to the sliding-mode control of single-phase UPS inverters,” *IEEE Trans. Ind. Electron.*, vol. 56, no. 9, pp. 3477-3486, Sep. 2009.
- [26] S.-C. Tan, Y. M. Lai, C. K. Tse and M. K. H. Cheung, “Adaptive feedforward and feedback control schemes for sliding mode controlled power converters,” *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 182-192, Jan. 2006.
- [27] R.-J. Wai and C.-Y. Lin, “Active low-frequency ripple control for clean-energy power-conditioning mechanism,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 11, pp. 3780-3792, Nov. 2010.
- [28] R.-J. Wai and C.-Y. Lin, “Dual active low-frequency ripple control for clean-energy power-conditioning mechanism,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 11, pp. 5172-5185, Nov. 2011.
- [29] F. J. Chang, E. C. Chang, T. J. Liang and J. F. Chen, “Digital-signal-processor-based DC/AC inverter with integral-compensation terminal sliding-mode control,” *IET Power Electron.*, vol. 4, no. 1, pp. 159-167, Jan. 2011.
- [30] H. M. Chen, J. P. Su and J. C. Renn, “A novel sliding mode control of an electro hydraulic position servo system,” *IEICE Trans. Fundam. Electron. Commun. Comput. Sci.*, vol. E85-A, no. 8, pp. 1928-1936, 2002.
- [31] J. P. Su and C. C. Wang, “Complementary sliding control of non-linear system,” *Int. J. Control*, vol. 75, no. 5, pp. 360-368, Mar. 2002.
- [32] C. Y. Liang and J. P. Su, “A new approach to the design of a fuzzy sliding mode controller,” *Fuzzy Sets Syst.*, vol. 139, no. 1, pp. 111-124, Oct. 2003.
- [33] J. W. Wu, K. C. Huang, M. L. Chiang, M. Y. Chen and L. C. Fu, “Modeling and controller design of a precision hybrid scanner for application in large measurement-range atomic force microscopy,” *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3704-3712, Jul. 2014.
- [34] F. Lin, P. Chou, C. Chen and Y. Lin, “DSP-based cross-coupled synchronous control for dual linear motors via intelligent complementary sliding mode

- control,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 1061-1073, Feb. 2012.
- [35] F. Lin, Y. Huang and M. Tsai, “Fault-tolerant control for six-phase PMSM drive system via intelligent complementary sliding-mode control using TSKFNN-AMF,” *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5747-5762, Dec. 2013.
- [36] J.-J. E. Slotine and W. Li, *Applied Nonlinear Control*: Prentice-Hall, 1991, p.290-303.
- [37] L. Zhang, R. Born, B. Gu, B. Chen, C. Zheng, X. Zhao, et al., “A sensorless implementation of the parabolic current control for single phase standalone inverters,” *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3913-3921, May 2016.
- [38] Jung. J. W., Leu. V. Q., Dang. D. Q., Do.T. D., Mwasilu, F and Choi H. H., “Intelligent voltage control strategy for three-phase UPS inverters with output LC filter,” *International Journal of Electronics*, vol. 102, no. 8, pp. 1267-1288, Sep. 2015.
- [39] E.-K. Kim, F. Mwasilu, H. H. Choi and J.-W. Jung, “An observer-based optimal voltage control scheme for three-phase UPS systems,” *IEEE Trans. Ind. Electron.*, vol. 62, no. 4, pp. 2073-2081, Apr. 2015.

2006, respectively, and the Ph.D. degree in power electronics and electric drives from Xi’an University of Technology, Xi’an, China, in 2013. He joined the Shaanxi University of Technology in 2013. Since 2007, he has been an associate Professor. His current research interests include power electronics modeling and control.



**Anle Mu** was born in Shaanxi, China, in 1965. He received his Ph.D. degree in the School of Mechanical and Precision Instrument Engineering from Xi’an University, Xi’an, in 2008. He joined the Xi’an University of Technology in 1996. Since 2010, he has been a Professor and the Academic Leader of Mechanical and Precision Instrument Engineering with the Xi’an University of Technology. His current research interests include the application of power electronics and control, renewable energy generation and nonlinear control.



**Bo Hou** was born in Shaanxi, China, in 1978. He received M.S. degrees in the College of Electrical and Power Engineering from Taiyuan University of Technology, Taiyuan, China, in 2008. Since 2012, he has been working towards his Ph.D. degree in the School of Mechanical and Precision Instrument

Engineering, Xi’an University of Technology. His current research interests include power electronic modeling and control, renewable energy generation and nonlinear control.



**Junwei Liu** was born in Nei Monggol, China, in 1975. He received his B.S degree from Northwest Minzu University, Lanzhou, in 2001. Her current research interests include power electronic and nonlinear control.



**Fengbin Dong** was born in Shaanxi, China, in 1973. He received his B.S degree in Industrial automation from Shaanxi Institute of Technology, Hanzhong, China, and the M.S degree in power electronics and electric drives from Xi’an University of Science and Technology, Xi’an, China, in 2003 and