A New Topology of Multilevel Voltage Source Inverter to Minimize the Number of Circuit Devices and Maximize the Number of Output Voltage Levels

Ali Ajami†, Ataollah Mokhberdoran* and Mohammad Reza Jannati Oskuee*

Abstract – Nowadays multilevel inverters are developing generally due to reduced voltage stress on power switches and low total harmonic distortion (THD) in output voltage. However, for increasing the output voltage levels the number of circuit devices are increased and it results in increasing the cost of converter. In this paper, a novel multilevel inverter is proposed. The suggested topology uses less number of power switches and related gate drive circuits to generate the same level in output voltage with comparison to traditional cascaded multilevel inverter. With the proposed topology all levels in output voltage can be realized. As an illustration, a symmetric 13-level and asymmetric 29-level proposed inverters have been simulated and implemented. The total peak inverse (PIV) and power losses of presented inverter are calculated and compared with conventional cascaded multilevel inverter. The presented analyses show that the power losses in the suggested multilevel inverter are less than the traditional inverters. Presented simulation and experimental results demonstrate the feasibility and applicability of the proposed inverter to obtain the maximum number of levels with less number of switches.

Keywords: Multilevel inverter, Cascaded multilevel inverter, Reduced number of switches, Low total harmonic distortion, PIV

1. Introduction

Multilevel inverters have been attracting growing interest since introduced at early 80s [1], particularly because of the higher power rating and quality, higher efficiency, lower total harmonic distortion and lower switching losses [2] & [3]. The mentioned advantages are achieved while the multiple dc sources are used to generate the output voltage waveform [4]. In recent years, MULTILEVEL inverters are one of the most versatile and powerful components that are utilized in many industrials such as FACTS devices [5] & [6], HVDC [7] & [8], etc. Various topologies for multilevel inverters have been introduced over the past 20 years, the most popular topologies are the diode-clamped [9], flying capacitor [10] and cascaded H-bridge topologies [11]. Also, many modulation techniques such as different pulse width modulation (PWM) techniques and space-vector PWM schemes are proposed to improve the output voltage harmonic spectrum [12] & [13]. To synthesize multilevel output, voltage clamping is one of the most important concerns. The definition of clamping is to limit the switch’s terminal voltage in a proper range by using clamping devices. In the three mentioned multilevel-inverter structures, voltages are clamped by diodes, by capacitors and by separated voltage sources in the diode-clamped, the flying capacitor and the cascaded multilevel structures, respectively [14]. One property that distinguishes the cascaded H-bridge from the other multilevel structures is the capability of utilizing various dc voltages on the separate H-bridge cells. This property causes to split the power conversion amongst higher-voltage lower-frequency and lower-voltage higher-frequency inverters [15]. Increasing the number of DC voltage sources causes to increase the number of levels in output voltage waveform and thereby the inverter voltage output waveform reaches a nearly sinusoidal waveform while operating at a fundamental frequency switching scheme [16]. Also to provide a large number of output levels instead of increasing the number of DC sources, asymmetric topologies of multilevel inverters can be used [17] & [18]. Unfortunately, multilevel inverters have some drawbacks. One of their disadvantages is the gain number of required components especially power switches and gate drivers. This increases the cost, complexity and size of inverter [3]. It is a good idea to suggest new multilevel-inverter topologies with higher performance by reducing the number of required components [19]. In new multi-level inverter topologies with reduction of switches total PIV will increase, e.g. semi cascaded inverter uses almost half number of switches compared with cascaded converter, but this reduction results that the PIV values is as much as 1.5
times in semi-cascaded converter compared with cascaded converter [20]. This paper proposes a novel topology based on connected several independent units. Compared to traditional cascaded inverter, the proposed topology reduces the number of switches while uses the same number of DC sources with the same values. A new developed topology associated with a suitable method to specify the value of dc voltage sources for symmetrical and asymmetrical multilevel inverter are proposed in this paper. The rest of this paper is organized as follows: In Section II the proposed topology is detailed and the different methods are defined to utilize both symmetric and asymmetric proposed inverter. Section III provides a brief review on traditional cascade multilevel inverter and compares with proposed topology. Simulation and experimental results are given in sections IV and sections V, respectively. Presented results show the feasibility and good performance of proposed topologies and also confirm the author’s accuracy.

2. Proposed Topology

The proposed topology includes several independent units which have been combined properly. Each unit consists of two DC sources with the same value and six switches and related gate drives. Fig. 1 shows the topology of basic unit and the related switching scheme for each unit is given as below.

Fig. 2 shows the topology of proposed multilevel inverter.

The proposed topology consists of 2n-DC voltage sources with 6n-switches which is able to generate zero or positive and negative polarity voltage in all levels. As shown in Fig. 2, each switch consists of an IGBT with anti-parallel diode. Both switches \((H_i, \overline{H}_i)\), \((S_{i1}, \overline{S}_{i1})\) and \((S_{i2}, \overline{S}_{i2})\) are complementary turned on the whole operation cycle.

It’s noted that, as mentioned in Fig. 2 the proposed topology employs n- basic units which makes it suitable to be used in photovoltaic systems. In photovoltaic system each cell has the DC voltage value which may differs from other cells. To generate all possible levels with equal output voltage steps, the voltage of cells must be same or a DC-DC chopper should be used in output of cells. In proposed inverter to generate all possible levels with equal steps in output voltage; generally two voltage sources in each unit have the same value while the values of DC sources of each unit can be different from another unit. Different values in DC voltages of a unit in proposed inverter effects on the THD value of output voltage.

The output phase voltage is clamped by DC voltage sources. The maximum output voltage \((V_{o, max})\) of proposed topology is defined by:

![Fig. 1. The overall view of basic unit](image1)

![Fig. 2. The overall view of proposed inverter](image2)

<table>
<thead>
<tr>
<th>Voltage level</th>
<th>Hi S1i S2i</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>(1 1 0 ) or ( 0 0 1)</td>
</tr>
<tr>
<td>-Vi</td>
<td>(1 0 1 )</td>
</tr>
<tr>
<td>-2Vi</td>
<td>(0 0 0)</td>
</tr>
</tbody>
</table>

Table 1. The switching principle of unit i

![Diagram](image3)
1323

Ali Ajami, Ataollah Mokhberdoran and Mohammad Reza Jannati Oskuee

V_{o,\text{max}} = 2 \sum_{i=1}^{n} V_i

Where 2n is the number of DC voltage sources. The maximum number of output levels in phase voltage (m) is evaluated by:

m = 2 \frac{V_{o,\text{max}}}{V_i} + 1

The conduction and switching losses are two major factors of power losses in a semiconductor switch. In the suggested topology 3n-switches are turned on in different operation modes of inverter. If the on-state voltage drop of a switch points as $V_d$, the maximum output voltage is illustrated:

V_{o,\text{max}} = 2 \sum_{i=1}^{n} V_i - 3nV_d

And the total peak inverse voltage (PIV) of proposed converter can be obtained as follows:

PIV = \sum_{i=1}^{n} 10 V_i

To obtain a large number of output levels, the proposed topology can be used as an asymmetric multilevel inverter, instead of increasing the number of DC- voltage sources.

For both symmetric and asymmetric operation, the mentioned Eqs. 1-3 and 4 are true. In the following, two various methods are introduced for determination of amplitude of DC voltage sources which are synthesized in the proposed topology are available. It is noticeable that in all suggested methods, each number of output voltage levels can be generated.

A. First method

Fig. 3 shows the symmetric topology of 13-level proposed inverter ($V_1 = V_2 = V_3$).

![Fig. 3. The symmetric topology of 13-level proposed inverter ($V_1 = V_2 = V_3$)](image)

$V_{o,\text{max}} = 2 \sum_{i=1}^{n} V_i$

Also the maximum output voltage can be evaluated by:

$V_{o,\text{max}} = 2n V_{dc}$

B. Second method

In the proposed topology $V_i$ can set to be $V_i = p^{i-1} \times V_1$. Where $p=2, 3... 2n+1$. In other words $p$ can be set to adjust the output voltage level to a desired value instead of manipulating the inverter circuit. In this case the proposed multilevel inverter is known as asymmetric topology, which increases the number of the output voltage levels without adding any DC voltage sources and switches. With notice to $V_i = p^{i-1} \times V_1$, the all levels can be produced in output voltage and the value of steps will be $V_1$. In the proposed inverter with 2n-DC voltage and assumption $V_i = p^{i-1} \times V_1$, the maximum output voltage ($V_{o,\text{max}}$) and the number of output voltage levels (m) can be evaluated by (7) and (8), respectively. Table 2 compares the required power devices of proposed multilevel inverter in both methods.

$V_{o,\text{max}} = 2 \sum_{i=1}^{n} p^{i-1} V_i$

<table>
<thead>
<tr>
<th>Proposed</th>
<th>First Method</th>
<th>Second Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>NO. of DC sources</td>
<td>2n</td>
<td>2n</td>
</tr>
<tr>
<td>NO. of switches</td>
<td>6n</td>
<td>6n</td>
</tr>
<tr>
<td>NO. of Output Levels</td>
<td>4n+1</td>
<td>$\frac{1-p^n}{1-p}$-1</td>
</tr>
<tr>
<td>Maximum Voltage</td>
<td>$2n \times V_1$</td>
<td>$2 \times \frac{1-p^n}{1-p} \times V_1$</td>
</tr>
<tr>
<td>PIV</td>
<td>$10n \times V_1$</td>
<td>$10 \times \frac{1-p^n}{1-p} \times V_1$</td>
</tr>
<tr>
<td>NO. of On-State Switches</td>
<td>3n</td>
<td>3n</td>
</tr>
</tbody>
</table>

Table 2. Required components of proposed multilevel inverters

1323
m = $4 \frac{1-p^n}{1-p} + 1$ \hspace{1cm} (8)

3. Conventional Cascade Multilevel Inverters Configuration

Fig. 4 shows a single-phase cascaded multilevel inverter with separated DC voltage sources.

The output voltage of cascaded multilevel inverter is synthesized by summing the output voltages of bridges. Each H-bridge generates a three-level square-wave voltage associated with four switches and one DC voltage source. In a cascaded inverter with 2n DC voltage sources with n different values (a set of single phase cascaded inverter shown in Fig. 4) the maximum output voltage ($V_{o_{max}}$) and the maximum number of output levels (m) can be obtained from (1) and (2), respectively. It’s evident that in a cascade multilevel inverter with 2n-DC sources, always 4n switches must be turn on in various operation modes, so the maximum output voltage can be defined as:

\[ V_{o_{max}} = 2 \sum_{i=1}^{n} V_i - 4nV_d \] \hspace{1cm} (9)

Where $V_d$ is the on-state voltage drop of a switch.

To attain a large number of output levels, the asymmetrical DC sources can be employed in cascaded multilevel inverter instead of increasing the number of H-bridges.

For asymmetric cascaded multilevel inverter with 2n DC sources and n-different values, the mentioned equations (1), (2) are true. The total peak inverse voltage (PIV) of switches for both symmetric and asymmetric can be evaluated in (10) and (11), respectively:

\[ PIV = \sum_{i=1}^{n} 4V_i \] \hspace{1cm} (10)
\[ PIV = \sum_{i=1}^{n} 4V_i - \frac{p^n}{1-p} \] \hspace{1cm} (11)

The major sufficiency of cascaded topology is the modularity of control and protection requirements of each H-bridge, but the higher amount of required switches is the major it's disadvantage. In the proposed topology the number of circuit devices is substantially reduced. For the purpose of comparison, the suggested methods for the proposed topology described in section II are employed for conventional cascaded multilevel inverter. As illustrated before, the proposed inverter and the cascaded inverter need 2n-DC sources with n-different values. Table 3 compares the required power components of the conventional cascaded inverter for both illustrated methods in section 2.

### Table 3. Required power components for conventional cascaded inverter

<table>
<thead>
<tr>
<th></th>
<th>First Method</th>
<th>Second Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>NO. of DC sources</td>
<td>2n</td>
<td>2n</td>
</tr>
<tr>
<td>NO. of switches</td>
<td>8n</td>
<td>8n</td>
</tr>
<tr>
<td>NO. of Output Levels</td>
<td>4n+1</td>
<td>4n+1</td>
</tr>
<tr>
<td>Maximum Voltage</td>
<td>2n * $V_1$</td>
<td>2 * $\frac{1-p^n}{1-p} * V_1$</td>
</tr>
<tr>
<td>PIV</td>
<td>8n * $V_1$</td>
<td>8 * $\frac{1-p^n}{1-p} * V_1$</td>
</tr>
<tr>
<td>NO. of On-State Switches</td>
<td>4n</td>
<td>4n</td>
</tr>
</tbody>
</table>

4. Comparison Study

The main goal of this paper is to present a new topology which the amount of the required components is lower than the conventional cascaded multilevel inverters.

The number of required switches and also the ratings of them are the great importance in multilevel inverter structures. It’s apparent that the number of switches in proposed topology is noticeably lower than the conventional cascaded inverter in same output level for both methods, as illustrated in Table 2 and Table 3. Also, voltage and current ratings of the power switches play important roles on the overall cost of the system and realization of the inverter. It can be seen from Table 2 and Table 3 that the total PIV of proposed inverter is lower than the traditional cascaded multilevel inverter with same number of DC voltage sources. Also the number of on-state switches is lower in the proposed topology compared to conventional cascade and so the output voltage drop is reduced. Figs. 5 and 6 represent the results of comparing the conventional cascaded multilevel inverters and the...
proposed topology from different points of view. Fig. 5 shows the number of switches (IGBTs and gate drivers) versus the number of output voltage levels for symmetric mode of proposed topology and the conventional cascade inverter.

As seen in Fig. 5 the proposed topology requires less number of switches and gate driver circuits for realizing the output voltage levels. Therefore, this achievement reduces the installation area and cost of the proposed inverter in comparison with the conventional cascaded inverter for realizing the same output voltage levels.

The number of on state switches results in output voltage drop and conduction losses of converter. Therefore, it is considered as a substantial factor to compare the conventional cascaded inverter and proposed topology. As presented in Fig. 6 the number of on-state switches for proposed topology is less.

5. Calculation of Power Losses

Refers to the given descriptions, the conduction and switching losses are commonly two kinds of losses that is studied in inverters. Conduction losses are due to the equivalent resistance and the on-state voltage drop of the switches. The switching losses are because of non-ideal operation of switches. The below paragraph is arranged to evaluate the losses of the proposed multilevel inverter. So as to calculating the conduction losses, firstly formulas for conduction losses of a typical power semiconductor switch is provided then they are extended to the overall proposed inverter. Each power semiconductor switch includes an IGBT and anti-parallel diode. In the following expression (12) and (13) the instantaneous conduction losses of IGBT and diode are separately formulated [21]. \( P_{c,T}(t) \) is for IGBT and \( P_{c,D}(t) \) is for diode.

\[
P_{c,T}(t) = [V_T + R_T i(t)] i(t) \tag{12}
\]

\[
P_{c,D}(t) = [V_D + R_D i(t)] i(t) \tag{13}
\]

\( V_T \) and \( V_D \), are noted the on-state voltage of IGBT and diode respectively and \( \beta \) is a constant dependent to the IGBT characteristic. \( R_T \) and \( R_D \) indicate the equivalent resistance of the IGBT and diode, respectively. In the proposed inverter, the number of IGBT, \( N_T(t) \), and diodes, \( N_D(t) \), in the current path are varying with time. Because, the number of on state switches is dependent to the output voltage level and operating conditions (essentially direction of the current). In order to calculate the average of conduction power loss the equation (12) and (13) are used and a formula for conduction power loss is provided as follows:

\[
P_c = \frac{1}{\pi} \int_0^{\pi} \left[ N_T(t) \cdot P_{c,T}(t) + N_D(t) \cdot P_{c,D}(t) \right] d(\omega t) \tag{14}
\]

The switching losses are formulated for a typical power semiconductor switch and then obtained formulas are developed to the overall inverter system. To evaluate switching losses, the linear approximation of the current and voltage during switching period is considered. With the assumed approximation, a formula for energy loss during the turn on period of a power semiconductor switch is provided as follows:

\[
E_{on,J} = \int_0^{t_{on}} v(t) i(t) \, dt = \int_0^{t_{on}} \left[ \frac{V_{sw,J}}{t_{on}} \right] \left[ \frac{1}{t_{on}} (t - t_{on}) \right] \, dt
\]

Where, \( E_{on,J} \) is the turn on loss of the Jth switch, \( t_{on} \) is the turn on time of the mentioned switch and I is the current through the switch after turning on. To formulate the energy loss during the turn off period is only required to substitute the “on” subtitle with “of” in the last term of (15) and I with \( I' \), which \( I' \) is the current through the switch after turning off.

\[
E_{off,J} = \frac{1}{6} V_{sw,J} I' t_{off} \tag{16}
\]

The switching losses are relevant with the number of switching transitions and also to the control scheme.
Commonly, the average switching power loss can be evaluated with the following expression:

$$P_{sw} = 2f \sum_{i=1}^{N_{on,J}} E_{on,Ji} + \sum_{i=1}^{N_{off,J}} E_{off,Ji}$$  \hspace{1cm} (17)$$

Where, $f$ is the fundamental frequency, $N_{on,J}$ and $N_{off,J}$ are the number of turning on and off the $J$th switch during a half fundamental cycle. Also, $E_{on,Ji}$, is the energy loss of the $J$th switch during the $i$th turning-on and $E_{off,Ji}$, is the energy loss of the $J$th switch during the $i$th turning-off. Using (14) and (17), the total losses of the overall proposed multilevel inverter is given as follows:

$$P_{Loss} = P_{sw} + P_c$$  \hspace{1cm} (18)$$

To validate that there is a loss reduction in the proposed multi-level inverter compared with cascaded inverter, loss amount of basic units of proposed inverter and cascade inverter, shown in Fig. 7(a) and (b), are calculated for different modulation indexes and is shown in Fig. 7(c). Both cascaded inverter and proposed inverter are simulated using BUP400D switches with the given real data in [22] and 10v DC voltage sources values and load parameters of 30ohm and 20mH.

As a case study for the basic unit of proposed inverter and the given data in Table 6 for modulation index equal to 0.2 the demand power is 180W and the supply power of DC sources is 192W which defines that the power loss of proposed inverter is less than 7%.

6. Simulation Results

To validate the good performance of the proposed multilevel inverter, a single phase 13-level proposed topology is considered, and the simulation and experimental results are obtained. The MATLAB/Simulink software has been used for simulation. The prototype of proposed topology which includes 6-DC sources and 18 switches generating staircase waveform with the maximum 84 V in output is considered. A series R–L with $R=30$ ohm.

![Fig. 7. (a) Basic units of proposed inverter; (b) cascaded inverter; (c) Loss comparison for proposed inverter and cascaded inverter](image)

![Fig. 8. (a) The voltage and current waveform (b) the harmonic spectra, of proposed symmetric 13-level inverter](image)
1327

and L=20 mH are used as a load. To extend the ability of proposed topologies as an asymmetric inverter, the asymmetrical DC sources are chosen to generate the 84v with the 29 steps in output voltage. Table 4 defines the switching principle of symmetric 13-level proposed inverter.

7. Experimental Results

To validate the proposed multilevel inverter topology, a 13-level symmetric proposed inverter as shown in Fig. 3 is implemented. Fig. 10 shows the implemented prototype proposed inverter. The control system of proposed inverter is implemented by DSPIC30F4011 controller. To implement the proposed symmetric 9-level inverter 4 dc voltage sources and 12 IGBTs are used. Table 6 represents the implemented circuit parameters. The experimental output voltage in the no load case are shown in Fig. 11 (a). Fig. 11 (b) shows output voltage and current under load condition. Fig. 11 validates the practicability of proposed multilevel which can generate all voltage steps for a test case 13-level symmetric inverter.

Fig. 12 validates the practicability of proposed multilevel which can generate all voltage steps for a test case 29-level asymmetric inverter with p=2 and V1=40, V2=80, V3=160.

The obtained experimental results validate the practicability of proposed symmetric and asymmetric multilevel inverters which can generate all voltage steps for a test case 13-level symmetric and 29-level asymmetric inverter.

Table 6. Value of parameters in implemented inverter

<table>
<thead>
<tr>
<th>DC voltage sources</th>
<th>In symmetric case</th>
<th>V1=V2=V3=100 V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type of switch</td>
<td>BUP400D</td>
<td></td>
</tr>
<tr>
<td>Type of IGBT Driver</td>
<td>HCPL316j</td>
<td></td>
</tr>
<tr>
<td>Load Parameters</td>
<td>150ohm &amp; 300mH</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 10. The implemented prototype of proposed 13-level symmetric inverter

Fig. 11. (a) The voltage waveform; (b) the voltage and current waveform of 13-level proposed symmetric inverter

Fig. 12. The voltage and current waveform of 29-level asymmetric inverter
A new multilevel inverter with a reduced number of power components has been suggested to increase the number of output voltage levels. With the suggested inverter the same level in output voltage is generated with fewer numbers of switches and related gate drive circuits compared to traditional cascaded inverter. Also the number of on-state switches is lower in the proposed topology compared to conventional cascade, so the output voltage drop is reduced and conduction power loss is decreased.

The simulation and experimental results are provided to submit the good performance and applicability of proposed inverter.

5. Conclusion

References


Ali Ajami, Ataollah Mokhberdoran and Mohammad Reza Jannati Oskuee


[22] Data sheet of IGBT 'BUP 400D', Available at: www.datasheetcatalog.com

Ali Ajami He received his B.Sc. and M. Sc. degrees from the Electrical and Computer Engineering Faculty of Tabriz University, Iran, in Electronic Engineering and Power Engineering in 1996 and 1999, respectively, and his Ph.D. degree in 2005 from the Electrical and Computer Engineering Faculty of Tabriz University, Iran, in Power Engineering. Currently, he is associate Prof. of electrical engineering department of Azarbaijan Shahid Madani University. His main research interests are dynamic and steady state modeling and analysis of FACTS devices, harmonics and power quality compensation systems, microprocessors, DSP and computer based control systems.

Ataollah Mokhberdoran He was born in Tabriz, Iran in 1983 and received his B.Sc. and M.Sc. degrees from the Electrical Engineering Faculty of Iran University of Science and Technology and Azarbaijan Shahid Madani University, Iran, in Electrical Power Engineering in 2006 and 2010, respectively. Currently, he works as R&D manager of ASAS Company in Tabriz. In recent years, he performed numerous industrial research and development projects in power engineering fields. His research interests include multilevel inverters, power converters, renewable energies, FACTs, DSP based power electronic devices and smart grids.

Mohammad Reza Jannati Oskuee He was born in Tabriz, Iran, in 1988. He received his B.Sc. degree (2011), in electrical power engineering from University of Tabriz, Tabriz, Iran. Currently he is M.Sc. student of Power Engineering at Azarbaijan Shahid Madani University, Tabriz, Iran. His major research interests include smart grid, distribution system planning and operation, renewable energy, power electronics, application of evolutionary algorithms and intelligence computing in power systems, dynamics and FACTS devices.